GitHub/zTC1
1
0
Fork 0
mirror of https://github.com/oopuuu/zTC1.git synced 2025-12-17 07:28:14 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
9f9d4c7a561603c54bcfd31401beea24b6ae1e82
zTC1/mico-os/platform/MCU/MTK7697/system_mt7687.c

423 lines
15 KiB
C
Raw Blame History

/* Copyright Statement:
*
* (C) 2005-2016 MediaTek Inc. All rights reserved.
*
* This software/firmware and related documentation ("MediaTek Software") are
* protected under relevant copyright laws. The information contained herein
* is confidential and proprietary to MediaTek Inc. ("MediaTek") and/or its licensors.
* Without the prior written permission of MediaTek and/or its licensors,
* any reproduction, modification, use or disclosure of MediaTek Software,
* and information contained herein, in whole or in part, shall be strictly prohibited.
* You may only use, reproduce, modify, or distribute (as applicable) MediaTek Software
* if you have agreed to and been bound by the applicable license agreement with
* MediaTek ("License Agreement") and been granted explicit permission to do so within
* the License Agreement ("Permitted User"). If you are not a Permitted User,
* please cease any access or use of MediaTek Software immediately.
* BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
* THAT MEDIATEK SOFTWARE RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES
* ARE PROVIDED TO RECEIVER ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL
* WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
* SUPPLIED WITH MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
* THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
* CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
* SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
* STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
* CUMULATIVE LIABILITY WITH RESPECT TO MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE MEDIATEK SOFTWARE AT ISSUE,
* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*/
/*
** $Id: //MT7687 $
*/
/*! \file "system_mt7687.c"
\brief This file provide utility functions for the driver
*/
#include <stdint.h>
#include "mt7687.h"
#include "system_mt7687.h"
#include "mt7637_cm4_hw_memmap.h"
#include "exception_mt7687.h"
/* ----------------------------------------------------------------------------
-- Core clock
---------------------------------------------------------------------------- */
static uint32_t gXtalFreq;
static uint32_t gCpuFrequency;
uint32_t SystemCoreClock = CPU_FREQUENCY;
/**
* @brief systick reload value reloaded via this function.
* This function can be called in init stage and system runtime.
* @param ticks value to be set
* @retval 0 means successful
*/
static uint32_t SysTick_Set(uint32_t ticks)
{
uint32_t val;
if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) {
return (1); /* Reload value impossible */
}
val = SysTick->CTRL; /* backup CTRL register */
SysTick->CTRL &= ~(SysTick_CTRL_TICKINT_Msk | /* disable sys_tick */
SysTick_CTRL_ENABLE_Msk);
SysTick->LOAD = ticks - 1; /* set reload register */
SysTick->VAL = 0; /* Load the SysTick Counter Value */
SysTick->CTRL = val; /* restore CTRL register */
return (0); /* Function successful */
}
/**
* @brief Update SystemCoreClock variable according to PLL config.
* The SystemCoreClock variable stands for core clock (HCLK), which can
* be used to setup the SysTick timer or other use.
* @param None
* @retval None
*/
void SystemCoreClockUpdate (void)
{
SystemCoreClock = top_mcu_freq_get();
}
/**
* Initialize the system
*
* @param none
* @return none
*
* @brief Setup the microcontroller system.
* Initialize the System.
*/
void SystemInit(void)
{
/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2)); /* set CP10 and CP11 Full Access */
#endif
SCB->VTOR = NVIC_RAM_VECTOR_ADDRESS;
SystemCoreClockUpdate();
}
/**
* @brief This function is to initialize XTAL based on HW strap.
* @param None
* @retval None
*/
void top_xtal_init(void)
{
uint32_t u4RegVal = 0;
unsigned long reg = HAL_REG_32(TOP_AON_CM4_STRAP_STA);
reg = (reg >> 13) & 0x00000007;
u4RegVal = HAL_REG_32(TOP_AON_CM4_PWRCTLCR);
u4RegVal &= (~(CM4_PWRCTLCR_CM4_XTAL_FREQ_MASK));
switch (reg) {
case 0:
gXtalFreq = 20000000; /* 20Mhz */
u4RegVal |= BIT(CM4_PWRCTLCR_CM4_XTAL_FREQ_20M_OFFSET);
break;
case 1:
gXtalFreq = 40000000; /* 40Mhz */
u4RegVal |= BIT(CM4_PWRCTLCR_CM4_XTAL_FREQ_40M_OFFSET);
break;
case 2:
gXtalFreq = 26000000; /* 26Mhz */
u4RegVal |= BIT(CM4_PWRCTLCR_CM4_XTAL_FREQ_26M_OFFSET);
break;
case 3:
gXtalFreq = 52000000; /* 52Mhz */
u4RegVal |= BIT(CM4_PWRCTLCR_CM4_XTAL_FREQ_52M_OFFSET);
break;
case 4:
case 5:
case 6:
case 7:
gXtalFreq = 40000000; /* fall through */
u4RegVal |= BIT(CM4_PWRCTLCR_CM4_XTAL_FREQ_40M_OFFSET);
break;
}
HAL_REG_32(TOP_AON_CM4_PWRCTLCR) = u4RegVal;
gCpuFrequency = gXtalFreq;
SystemCoreClockUpdate();
SysTick_Set(SystemCoreClock / 1000); /* 1ms trigger */
}
/**
* @brief This function is to get current XTAL frequency number.
* @param None
* @retval current XTAL frequency number.
*/
uint32_t top_xtal_freq_get(void)
{
return gXtalFreq;
}
/**
* @brief This function is to get current MCU frequency number.
* @param None
* @retval current MCU frequency number.
*/
uint32_t top_mcu_freq_get(void)
{
return gCpuFrequency;
}
/**
* @brief This function is to enable PPL1.
* @param None
* @retval None
*/
void cmnPLL1ON(void)
{
volatile uint32_t reg;
volatile uint32_t *pTopCfgCM4PWRCtl = (volatile uint32_t *)TOP_CFG_CM4_PWR_CTL_CR;
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = (reg >> CM4_MPLL_EN_SHIFT) & CM4_MPLL_EN_MASK;
if (reg == CM4_MPLL_EN_PLL1_OFF_PLL2_OFF) {
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = reg & ~(CM4_NEED_RESTORE_MASK << CM4_NEED_RESTORE_SHIFT); // avoid W1C
reg = reg | (CM4_MPLL_EN_PLL1_ON_PLL2_OFF << CM4_MPLL_EN_SHIFT); // Or only, so PLL2 setting won't be cleared
cmnWriteRegister32(pTopCfgCM4PWRCtl, reg);
do {
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = reg & (CM4_BT_PLL_RDY_MASK << CM4_BT_PLL_RDY_SHIFT);
} while (!reg);
}
return;
}
/**
* @brief This function is to enable both PPL1 and PLL2.
* @param MCU 960M enable selector
* @retval None
*/
void cmnPLL1ON_PLL2ON(uint8_t fg960M)
{
volatile uint32_t reg;
volatile uint32_t *pTopCfgCM4PWRCtl = (volatile uint32_t *)TOP_CFG_CM4_PWR_CTL_CR;
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = (reg >> CM4_MPLL_EN_SHIFT) & CM4_MPLL_EN_MASK;
if (reg != CM4_MPLL_EN_PLL1_ON_PLL2_ON) {
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = reg & ~(CM4_MCU_960_EN_MASK << CM4_MCU_960_EN_SHIFT);
reg = reg & ~(CM4_NEED_RESTORE_MASK << CM4_NEED_RESTORE_SHIFT); // avoid W1C
reg = reg | (CM4_MCU_960_EN_DISABLE << CM4_MCU_960_EN_SHIFT);
cmnWriteRegister32(pTopCfgCM4PWRCtl, reg);
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = reg & ~(CM4_MPLL_EN_MASK << CM4_MPLL_EN_SHIFT);
reg = reg & ~(CM4_NEED_RESTORE_MASK << CM4_NEED_RESTORE_SHIFT); // avoid W1C
reg = reg | (CM4_MPLL_EN_PLL1_ON_PLL2_ON << CM4_MPLL_EN_SHIFT);
cmnWriteRegister32(pTopCfgCM4PWRCtl, reg);
do {
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = reg & (CM4_WF_PLL_RDY_MASK << CM4_WF_PLL_RDY_SHIFT);
} while (!reg);
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = reg & ~(CM4_MCU_960_EN_MASK << CM4_MCU_960_EN_SHIFT);
reg = reg & ~(CM4_NEED_RESTORE_MASK << CM4_NEED_RESTORE_SHIFT); // avoid W1C
}
if (fg960M) {
reg = reg | (CM4_MCU_960_EN_ENABLE << CM4_MCU_960_EN_SHIFT);
} else {
reg = reg | (CM4_MCU_960_EN_DISABLE << CM4_MCU_960_EN_SHIFT);
}
cmnWriteRegister32(pTopCfgCM4PWRCtl, reg);
return;
}
/**
* @brief This function is to disable both PPL1 and PLL2.
* @param None
* @retval None
*/
void cmnPLL1OFF_PLL2OFF(void)
{
volatile uint32_t reg;
volatile uint32_t *pTopCfgCM4PWRCtl = (volatile uint32_t *)TOP_CFG_CM4_PWR_CTL_CR;
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = reg & ~(CM4_MPLL_EN_MASK << CM4_MPLL_EN_SHIFT);
reg = reg & ~(CM4_NEED_RESTORE_MASK << CM4_NEED_RESTORE_SHIFT); // avoid W1C
reg = reg | (CM4_MPLL_EN_PLL1_OFF_PLL2_OFF << CM4_MPLL_EN_SHIFT);
cmnWriteRegister32(pTopCfgCM4PWRCtl, reg);
reg = cmnReadRegister32(pTopCfgCM4PWRCtl);
reg = reg & ~(CM4_MCU_960_EN_MASK << CM4_MCU_960_EN_SHIFT);
reg = reg & ~(CM4_NEED_RESTORE_MASK << CM4_NEED_RESTORE_SHIFT); // avoid W1C
reg = reg | (CM4_MCU_960_EN_DISABLE << CM4_MCU_960_EN_SHIFT);
cmnWriteRegister32(pTopCfgCM4PWRCtl, reg);
return;
}
/**
* @brief This function is to config CPU frequency equaling with XTAL.
* @param None
* @retval None
*/
void cmnCpuClkConfigureToXtal(void)
{
volatile uint32_t reg;
volatile uint32_t *pTopCfgCM4CKG = (volatile uint32_t *)TOP_CFG_CM4_CKG_EN0;
// Step1. CM4_HCLK_SW set to XTAL
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_HCLK_SEL_MASK << CM4_HCLK_SEL_SHIFT);
reg = reg | (CM4_HCLK_SEL_OSC << CM4_HCLK_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
// Step2. CM4_RF_CLK_SW set to XTAL
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_WBTAC_MCU_CK_SEL_MASK << CM4_WBTAC_MCU_CK_SEL_SHIFT);
reg = reg | (CM4_WBTAC_MCU_CK_SEL_XTAL << CM4_WBTAC_MCU_CK_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
while (reg != cmnReadRegister32(pTopCfgCM4CKG));
gCpuFrequency = top_xtal_freq_get();
SystemCoreClockUpdate();
SysTick_Set(SystemCoreClock / 1000); /* 1ms trigger */
return;
}
/**
* @brief This function is to config CPU frequency to 192Mhz.
* @param None
* @retval None
*/
void cmnCpuClkConfigureTo192M(void)
{
volatile uint32_t reg;
volatile uint32_t *pTopCfgCM4CKG = (volatile uint32_t *)TOP_CFG_CM4_CKG_EN0;
// Step1. Power on PLL1 & 2
cmnPLL1ON_PLL2ON(TRUE);
// Step2. CM4_RF_CLK_SW set to PLL2(960)
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_WBTAC_MCU_CK_SEL_MASK << CM4_WBTAC_MCU_CK_SEL_SHIFT);
reg = reg | (CM4_WBTAC_MCU_CK_SEL_WIFI_PLL_960 << CM4_WBTAC_MCU_CK_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
while (reg != cmnReadRegister32(pTopCfgCM4CKG));
// Step3. set divider to 1+8/2=5, -> 960/5=192Mhz
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_MCU_DIV_SEL_MASK << CM4_MCU_DIV_SEL_SHIFT);
reg = reg | (8 << CM4_MCU_DIV_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
// Step4. CM4_HCLK_SW set to PLL_CK
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_HCLK_SEL_MASK << CM4_HCLK_SEL_SHIFT);
reg = reg | (CM4_HCLK_SEL_PLL << CM4_HCLK_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
gCpuFrequency = MCU_FREQUENCY_192MHZ;
SystemCoreClockUpdate();
SysTick_Set(SystemCoreClock / 1000); /* 1ms trigger */
return;
}
/**
* @brief This function is to config CPU frequency to 160Mhz.
* @param None
* @retval None
*/
void cmnCpuClkConfigureTo160M(void)
{
volatile uint32_t reg;
volatile uint32_t *pTopCfgCM4CKG = (volatile uint32_t *)TOP_CFG_CM4_CKG_EN0;
// Step1. Power on PLL1 & 2
cmnPLL1ON_PLL2ON(FALSE);
// Step2. CM4_RF_CLK_SW set to PLL2(320)
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_WBTAC_MCU_CK_SEL_MASK << CM4_WBTAC_MCU_CK_SEL_SHIFT);
reg = reg | (CM4_WBTAC_MCU_CK_SEL_WIFI_PLL_320 << CM4_WBTAC_MCU_CK_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
while (reg != cmnReadRegister32(pTopCfgCM4CKG));
// Step3. set divider to 1+2/2=2, -> 320/2=160Mhz
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_MCU_DIV_SEL_MASK << CM4_MCU_DIV_SEL_SHIFT);
reg = reg | (2 << CM4_MCU_DIV_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
// Step4. CM4_HCLK_SW set to PLL_CK
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_HCLK_SEL_MASK << CM4_HCLK_SEL_SHIFT);
reg = reg | (CM4_HCLK_SEL_PLL << CM4_HCLK_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
gCpuFrequency = MCU_FREQUENCY_160MHZ;
SystemCoreClockUpdate();
SysTick_Set(SystemCoreClock / 1000); /* 1ms trigger */
return;
}
/**
* @brief This function is to config CPU frequency to 64Mhz.
* @param None
* @retval None
*/
void cmnCpuClkConfigureTo64M(void)
{
volatile uint32_t reg;
volatile uint32_t *pTopCfgCM4CKG = (volatile uint32_t *)TOP_CFG_CM4_CKG_EN0;
// Step1. Power on PLL1
cmnPLL1ON();
// Step2. CM4_RF_CLK_SW set to XTAL
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_WBTAC_MCU_CK_SEL_MASK << CM4_WBTAC_MCU_CK_SEL_SHIFT);
reg = reg | (CM4_WBTAC_MCU_CK_SEL_XTAL << CM4_WBTAC_MCU_CK_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
while (reg != cmnReadRegister32(pTopCfgCM4CKG));
// Step3. CM4_HCLK_SW set to SYS_64M
reg = cmnReadRegister32(pTopCfgCM4CKG);
reg = reg & ~(CM4_HCLK_SEL_MASK << CM4_HCLK_SEL_SHIFT);
reg = reg | (CM4_HCLK_SEL_SYS_64M << CM4_HCLK_SEL_SHIFT);
cmnWriteRegister32(pTopCfgCM4CKG, reg);
gCpuFrequency = MCU_FREQUENCY_64MHZ;
SystemCoreClockUpdate();
SysTick_Set(SystemCoreClock / 1000); /* 1ms trigger */
return;
}
Reference in New Issue View Git Blame Copy Permalink